**Amendment and Response**
Applicant: Joo-Sang Lee
Serial No.: 10/672,244
Filed: September 25, 2003
Docket No.: I331.104.101/ IO030908PUS
Title: MEMORY SYSTEM WITH REDUCED REFRESH CURRENT

## IN THE SPECIFICATION

Please replace the paragraph beginning at page 5, line 10, with the following rewritten paragraph:

In operation, DRAM 10 must be refreshed in order to avoid loss of data. Refresh commands are periodically sent to command block 22. When command block 22 interprets and an external input as a refresh command for auto refresh or for self refresh, it generates sequential active and precharge control signals with internal timing restriction. For auto refresh this sequence occurs once. For self refresh, the sequence continues until external self refresh exit command is received. Refresh signals for both sequential active and precharge operation apply to all banks 12, 14, 16, and 18 of DRAM 10 simultaneously.